Design of High Performance Pulse Generator to Perform Automatic Test in VLSI Circuits

P. Lokesh*, V. Thrimurthulu**, L. Mihira Priya***
*_***Department of Electronics and Communication Engineering, Chadalawada Ramanamma Engineering College, Tirupati, India.
Periodicity:March - May'2019
DOI : https://doi.org/10.26634/jele.9.3.15953

Abstract

VLSI is the advanced technology mainly intended to incorporate million of transistors or ICs placed on a printed circuit board. As the technology advances, System on Chip (SoC) parameters are scaled to achieve high throughputs. Also different test patterns, Automatic Test Equipment, Automatic test pattern generators are important for testing memory, and device under Test ICs are required to find the faulty chips and hence nesecessary of Automatic Test pattern genetators, which help not only to increase the performance of the circuit, but also increase the life time of the component. In this paper, a high accuracy and wide data rate range pulse generator with 10 ps time resolution is presented to perform Automatic Test. The pulse generator works with two modules like Edge Combiner (EC) and Multi phase clock Generator (MPCG). Edge Combiner focuses on explaining the functionality of data range and timing resolution based on phase selection logic and also down counter. In Multi Phase Clock Generator, a Multiphase Oscillator (MPO) holds a ring oscillator scheme to extend operational frequency. Another advantage of multi phase oscillator is to reduce output phase errors if there is any layout mismatches. The design was implemented on 32 Nanometer CMOS technology with Virtex FPGA is the target Hardware device. Experimental results prove that the Area occupied and power consumed by the proposed pulse generators are found to have Low area and low power consumption, respectively.

Keywords

VLSI, Edge Combiner, Multi Phase Clock Generator, Automatic Test Equipment, FPGA.

How to Cite this Article?

Lokesh, P., Thrimurthulu, V., & Priya, L. M. (2019). Design of High Performance Pulse Generator to Perform Automatic Test in VLSI Circuits. i-manager's Journal on Electronics Engineering, 9(3), 26-31. https://doi.org/10.26634/jele.9.3.15953

References

[1]. Agilent Technologies. (2009). Agilent 81100 Family of Pulse Pattern Generators. Retrieved from http://literature. cdn.keysight.com/litweb/pdf/5980-1215E.pdf
[2]. Analog Devices. (2007). Retrieved from http://www.analog.com/media/en/technicaldocumenta tion/data-sheets/ADATE207.pdf
[3]. Arkin, B. (2004, February). Realizing a production ATE custom processor and timing IC containing 400 independent low-power and high-linearity timing verniers. In 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No. 04CH37519) (pp. 348-349). IEEE.
[4]. Chen, P., Chen, P. Y., Lai, J. S., & Chen, Y. J. (2009). FPGA vernier digital-to-time converter with 1.58 ps resolution and 59.3 minutes operation range. IEEE Transactions on Circuits and Systems I: Regular Papers, 57(6), 1134-1142.
[5]. Goto, M., Barnes, J. O., & Owens, R. E. (1994). CMOS programmable delay Vernier. Hewlett-Packard J., 45, 51- 58.
[6]. Kohno, J., Akiyama, T., Kato, D., & Imamura, M. (2010, November). A high linearity compact timing vernier for CMOS timing generator. In 2010 IEEE International Test Conference (pp. 1-8). IEEE.
[7]. Liu, J. C., & Lee, P. Y. (2016). A low power pulse generator for test platform applications. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 99(7), 1415- 1416.
[8]. Miari, L., Antonioli, S., Labanca, I., Crotti, M., Rech, I., & Ghioni, M. (2015). Eight-channel fully adjustable pulse generator. IEEE Transactions on Instrumentation and Measurement, 64(9), 2399-2408.
[9]. Okayasu, T., Suda, M., Yamamoto, K., Kantake, S., Sudou, S., & Watanabe, D. (2006, February). 1.83 psresolution CMOS dynamic arbitrary timing generator for 4 GHz ATE applications. In 2006 IEEE International Solid State Circuits Conference-Digest of Technical Papers (pp. 2122-2131). IEEE.
[10]. Ryu, K., Jung, D. H., & Jung, S. O. (2013, September). All-digital process-variation-calibrated timing generator for ATE with 1.95-ps resolution and a maximum 1.2-GHz test rate. In 2013 Proceedings of the ESSCIRC (ESSCIRC) (pp. 41-44). IEEE.v
[11]. SRS - Stanford Research Systems. (2006). DG535 Digital Delay and Pulse Generator. Retrieved from http://www.thinksrs.com/downloads/PDFs/Catalog/DG53 5c.pdf
[12]. Tektronix. (2012). Arbitrary Waveform Generators- AWG5000 Series. Retrieved from http://tw.tek. com/sites/tek.com/files/media/media/resources/76W_2 2260_9.pdf
[13]. Tektronix. (2016). http://tw.tek.com/sites/tek.com/
files/media/media/resources/AWG4000Arbitrary- Waveform-GeneratorsDatasheet 76W602550_2.pdf
[14]. Wang, T. Y., Lin, S. M., & Tsao, H. W. (2004). Multiple channel programmable timing generators with single cyclic delay line. IEEE Transactions on Instrumentation and Measurement, 53(4), 1295-1303.
[15]. Yamamoto, K., Suda, M., & Okayasu, T. (2007, September). 2GS/s, 10ps Resolution CMOS Differential Time-to-Digital Converter for Real-Time Testing of Source- Synchronous Memory Device. In 2007 IEEE Custom Integrated Circuits Conference (pp. 145-148). IEEE.
If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
USD EUR INR USD-ROW
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.